

CLAIMS

I claim:

1. A clock signal detector which is designed to be used in telecommunication transmission systems. This clock signal detector contains:

a signal converter, which converts coupled input differential clock signal into single output clock signal.

a rectifying-filtering circuit, which is connected to the signal converter and converts clock signals outputted from the signal converter into DC potential signal output.

an inverter which is connected to the rectifying-filtering circuit and outputs the D.C. potential signal from the rectifying-filtering circuit as a reversed potential signal.

In summary, the clock signal detector detects interruptions in clock signal transmission. When the interruption occurs, the signal converter and rectifying-filtering circuit cease to correspondingly output clock signal and D.C. potential signal. Once this is detected, the inverter outputs a high-potential signal, that is, a clock signal transmission abnormality detection potential signal.

2. The clock signal detector as defined in claim 1, wherein said the signal converter serves to convert Low-Voltage Positive Emitter Coupling Logic (LVPECL) signal (input end) into Low-Voltage Transistor-Transistor Logic (LVTTL) signal (output end).

3. The clock signal detector as defined in claim 1, wherein said the rectifying-filtering circuit can be a stand-alone rectifying component (i.e. micro inductor)

4. The clock signal detector as defined in claim 1, wherein said the inverter can be an transistor circuit. At the input end, the regularly present D.C. potential signal is inputted into the base of the transistor, which connects the circuit between the collector and emitter of the transistor, and, regularly outputs a low potential from the output end at the collector. Conversely, when the clock signal disappears, the circuit closes the conduction between the collector and emitter of the transistor to trigger a high-potential output from the output end at the collector of the transistor. This mechanism achieves the effect of inversion, and the signal outputted is the so-called clock signal transmission abnormality detection potential signal.

5. The clock signal detector as defined in claim 1, wherein said the output end can be connected to an interruption control circuit at the emission end of a transmission system (i.e. laser emitter of the fiber-optic transmitter). The potential signal of clock signal transmission abnormality detection is used to drive the interruption control circuit to stop the signals from being continuously emitted.

6. A data signal detector which is designed to be used in telecommunication transmission systems. This data signal detector contains:

a signal converter, which converts coupled input differential data signal into single output data signal.

an Integral Charger, which is connected to the signal converter and converts the data signal inputted from the signal converter into a pulse type integral potential signal output. This potential signal approximately corresponds to a constant ratio of positive potential signal pulse.

an inverter, which is connected to the integral charger and outputs a D.C. potential signal from the integral charger as a reversed potential signal.

the data signal detector is capable of detecting overly high data ratio of data signals. When the data ratio of positive potential signal in the differential data signal transmission becomes overly high, the signal converter and integral charger correspondingly output a higher ratio data signal and integral potential signal, and when the output surpassed the defined potential level, the inverter outputs a low-potential signal, that is, the data signal transmission abnormality detection potential signal.

7. The data signal detector as defined in claim 6, the signal converter serves to convert Low-Voltage Positive Emitter Coupling Logic (LVPECL) signal (input end) into Low-Voltage Transistor-Transistor Logic (LVTTL) signal (output end).

8. The data signal detector as defined in claim 6, the second resistor of the integral charger can be connected to the capacitor in parallel, which is then connected to the first resistor with a tandem connection. In which, the first resistor is the input end and the tandem connection point between the first resistor and the second resistor is the output end. The other end of the second resistor is grounded. The threshold voltage output potential is V_b and the charge formula is $V_b = V_a * V_R * [1 - e^{(-t/TC)}] + V_{initial}$ e raise the power of $(-t/TC)$. In which,

$$TC = R_1 * R_2 * C_2 / (R_1 + R_2)$$

$$V_R = R_2 / (R_1 + R_2)$$

$$V_{initial} = V_a * V_R / 2$$

9. The data signal detector as defined in claim 6, this inverter serves as a Logic Gate and makes logic decisions to the inputted integral potential signal. It enables while input of a constant ratio of integral potential pulses and reverses the potential pulses into a high potential signal for

output. When the data ratio of positive potential signal in the differential data signal transmission becomes overly high, it is then inputted as a higher ratio integral signal pulse and reversed into a low-potential signal for output. Through this mechanism, reversion is achieved, and the outputted signal is the so-called data signal transmission abnormality detection potential signal

10. The data signal detector as defined in claim 6, the output end can be connected to an interruption control circuit at the emission end of a transmission system (i.e. laser emitter of the fiber-optic transmitter end). The potential signal of data signal transmission abnormality detection is used to drive the interruption control circuit to stop the signals from being continuously emitted.

11. It is a type of signal detector, which is designed to be used in telecommunication transmission systems. The signal detector includes the following major components:

- a signal converter, which converts coupled input differential data signal into single output data signal.

- a clock signal detector - which receives the above-mentioned converted single output clock signal. When this single output clock signal is in a normal state, the clock signal detector outputs a low-potential clock detection signal, and when this single output clock signal is interrupted, the system outputs a high-potential clock detection signal.

- a data signal detector, which receives the above-mentioned converted single output data signal. When this single output data signal is in a normal state, the data signal detector outputs a low-potential data detection signal, and when this single output data signal is in an abnormal state and outputs positive potential continuously, the system outputs a high-potential data detection signal.

an interruption control circuit, which receives the above-mentioned converted clock and data signals and determines the production of control signals according to the potential states of the clock and data detection signals.

Through the above-stated control signal, the interruption control circuit controls whether to emit transmission signals at the emission end of the transmission system.

12. The signal detector as defined in claim 11, the clock signal detector includes the following:

a signal converter, which converts coupled input differential clock signal into single output clock signal.

a rectifying-filtering circuit, which is connected to the signal converter and converts clock signals outputted from the signal converter into DC potential signal output.

an inverter, which is connected to the rectifying-filtering circuit and outputs a D.C. potential signal from the rectifying-filtering circuit as a reversed potential signal.

In summary, the clock signal detector detects interruptions in clock signal transmission. When the interruption occurs, the signal converter and rectifying-filtering circuit cease to correspondingly output clock signal and D.C. potential signal. Once this is detected, the inverter outputs a high-potential signal, that is, a clock signal transmission abnormality detection potential signal.

13. The signal detector as defined in claim 11, the data signal detector includes the following:

a signal converter, which converts coupled input differential data signal into single output data signal.

an Integral Charger, which is connected to the signal converter and converts the data signal inputted from the signal converter into a pulse type integral potential signal output. This potential signal approximately corresponds to a constant ratio of positive potential signal pulse.

an inverter, which is connected to the integral charger and outputs a D.C. potential signal from the integral charger as a reversed potential signal.

the data signal detector is capable of detecting overly high data ratio of data signal. When the data ratio of positive potential signal in the differential data signal transmission becomes overly high, the signal converter and integral charger correspondingly output a higher ratio data signal and integral potential signal, and when the output surpassed the defined potential level, the inverter outputs a low-potential signal, that is, the data signal transmission abnormality detection potential signal.

14. The signal detector as defined in claim 11, the output end of the clock signal detector and data signal detector can be individually connected to the interruption control circuit at the emission ends of the transmission system (i.e. laser emitter of the fiber-optic transmitter). The potential signal of data signal transmission abnormality detection, in conjunction with the potential signal of clock signal abnormality detection, is used to drive the interruption control circuit to stop the signals from being continuously emitted.

15. The signal detector as defined in claim 11, the potential states of clock and data detection signals, as described in the interruption control circuit section, refer to the positive potential control signals used to interrupt signal emission from the emitting end of the transmission system when an interruption in clock signal or abnormal continuous transmission of data signal occur; contrariwise, the control signal will not be produced.

16. The signal detector as defined in claims 11 and 13, the second resistor of the integral charger can be connected to the capacitor in parallel, which is then connected to the first resistor with a tandem connection. In which, the first resistor is the input end and the tandem connection point between the first resistor and the second resistor is the output end. The other end of the second resistor is grounded. The threshold voltage output potential is V_b and the charge formula is $V_b = V_a * V_R * [1 - e^{(-t/TC)}] + V_{initial}$ e raise the power of $(-t/TC)$. In which,

$$TC = R_1 * R_2 * C_2 / (R_1 + R_2)$$

$$V_R = R_2 / (R_1 + R_2)$$

$$V_{initial} = V_a * V_R / 2$$